A multi-chip module (MCM) was fabricated using an excimer laser driller and electro-plating. This method contributes to the interconnection properties of the MCM. First, a second chip with a thickness of 50 μm was mounted on a wafer that had been created by a wafer process, and polyimide with a thickness of about 100 μm was applied by a spin-coater to cover the mounted chips. Two types of via-holes, with depths of 50 and 100 μm, were formed by the excimer laser to connect the wafer and mounted chip pads. The excimer laser driller with a micro-lens array formed two types of via with diameters of about 30 μm simultaneously. Damage caused by the excimer laser irradiation was examined by direct laser irradiation of the FET transistor gate. Properties of the FET transistor did not change even after 500 pulses of 400 mJ/ cm 2 which is sufficient for via-hole formation. A micro-lens array was designed to shorten the via-hole formation time.
Introduction
In today's networking society; there is a strong trend to make all electronic devices smaller and multi-functional, so that they will be handy and wearable. Semiconductor technologies have been the main support in realizing this ubiquitous networking society, but now it is becoming seriously difficult to miniaturize semiconductors at a lower cost, because finer processes make costs much higher. In addition, physical limitations, such as gate oxide film thickness, are being reached. To address this situation, many researchers have actively investigated the system in package (SiP) concept, referring to a single package containing many chips that represents a complete system.
The three dimensional (3D) packaging technology is great importance in this development. Several kinds of 3D packages such as wafer-to-wafer bonding technologies [1] have been applied to things such as image sensor chips [2] and shared memory. [3] A chip-to-wafer technology has also been actively investigated. [4] This paper reports on SiP (chip-to-wafer) that has been fabricated using waferlevel chip size package (W-CSP) technologies. With this method, new chips are bonded on the wafer after it has been through a wafer manufacturing process (front end process and back end process). A polyimide resin is coated onto the chip and wafer, and via-holes are opened by an excimer laser combined with a micro-lens array. Finally the via-holes are filled by copper electro-plating.
One of the features of this method is the combination of excimer laser and micro-lens array, which shortens the time needed to form the via-holes. There are two types of via-holes: those that connect bonded chips are 50 μm deep and those that connect wafers have depths of 100 μm.
Another feature is the electro-plating technology used to simultaneously fill via-holes of different depths. 
Experimental
In this study, TEG chips (Phase0, Hitachi High-Technologies Co., LTD.) were used as the mounted chips; they were thinned to 50 μm thickness and attached on the wafer with DAF tape. The polyimide resin was coated and via-holes were formed by MMLD (micro multi laser driller, Phoeton Corp.) which consists of the micro-lens array.
Both titanium and copper were sputtered, and electroplating was performed to fill the via-holes and wiring on the surface of the polyimide. curves were observed when the pulse number was changed to 0, 1, 50, 250, 500 and 1,000, while pulse energy was kept at 500 mJ/cm 2 . Figure 5 presents an overview of the via-holes, which were formed by 240 pulses with energy of 240 mJ/cm 2 .
Via-hole shape formed by MMLD
Surface cleaning was performed by plasma ashing using CF 4 gas. Figures 6(a) and (b) are SEM micrographs of the PI film surface after excimer laser irradiation and after ashing. It is shown that ashing using CF 4 gas effectively ) cleaned the PI film surface after excimer laser irradiation. A highly uniform sputtered film is necessary in order to proceed to via-hole filling. These figures confirm that sputtered film was formed from top to bottom of the via-hole.
Film formation inside via-hole by sputtering
The top diameter of the via-hole was 50 μm and the bottom diameter was 30 μm. Therefore, this method has high potential to produce high density via-holes with diameters less than 30 μm.
Conclusion
Via-hole formation by MMLD and filling using electroplating were investigated and the following results were obtained.
(1) Two types of via having different depths, 50 and 100 μm, were formed by the MMLD to connect pads between the wafer pad and mounted chip pad. (6) Via-holes with a 30 μm diameter and 100 μm depth have been perfectly filled by copper electroplating . Therefore this study has shown it is possible to form a multi-chip module using W-CSP techniques with an excimer laser.
